Abstract-Back-to-back converters have been typically used to interconnect microgrids. For a back-to-back current-source converter, the dc-link current ripple is one of the important parameters. A large ripple will cause electromagnetic interference, undesirable high-frequency losses, and system instability. Conventionally, with a given switching frequency and rated voltage, the current ripple can be reduced by increasing the dc-link inductor, but it leads to bulky size, high cost, and slow dynamic response. To solve this problem, this paper reveals that the current ripple can be significantly reduced by adjusting the gate patterns of space vector modulation between the rectifier and the inverter in a back-to-back converter. The experimental results verify the effectiveness of the proposed method.
I. INTRODUCTION
N OWADAYS, microgrids are gaining more and more attention [1] , [2] . Typically, the back-to-back voltage source converters are used to interconnect the microgrids [3] - [6] . However, the voltage source converters require bulky and temperature-limited electrolytic capacitors. The failure in electrolytic capacitors is one of the main causes of breakdowns and degrades the whole system's lifetime [7] . Moreover, there is a potential risk of overcurrent due to the phase-leg short circuit, which reduces system reliability. On the other hand, the currentsource converters have the inherent current-limiting capability and thus enhance reliability [8] - [11] . Furthermore, they allow forbidden states in the case of voltage source converters that may cause short circuit, being in case of current source a desirable possibility to achieve soft-switching operation [12] . However, one of their disadvantages is the large dc-link inductor, which increases the system volume and limits the dynamic response. An alternative solution is to use the small inductor, but it suffers from a large current ripple. Therefore, the solution to reduce the current ripple in case of a small dclink inductor value needs further investigation.
The objective of this paper is to reduce the current ripple of a back-to-back current-source converter by optimizing the gate pattern of space vector modulation (SVM). First, the relationship between dc-link current ripple and different SVM pulse patterns is presented in Section II. It is revealed that the gate pattern arrangement has a significant effect on the dclink current ripple. By coordinating the SVM gate patterns of both the rectifier and the inverter, the current ripple can be greatly reduced; thus, a small dc-link inductor can be used. In Section IV, the experimental tests on a back-to-back converter are carried out to verify the proposed optimization method. Finally, the conclusions are presented in Section V.
II. EFFECT OF SVM PATTERN ON DC-LINK CURRENT RIPPLE
The schematic diagram of the back-to-back current-source converter is illustrated in Fig. 1 , where two microgrids (MG_1 and MG_2) are connected via the back-to-back converters. The symbol i L represents the dc-link current. Note that the high-frequency dc-link current ripple is associated with the modulation strategy and independent of the closed-loop control. Therefore, the SVM with open-loop control is discussed in this paper. The closed-loop control associated with the power management of microgrids [13] is out of the scope of this paper.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. The following will discuss the general effect of the SVM on the dc-link current ripple.
First of all, a brief review of the SVM of current-source converter is presented. As shown in Table I , there are six active vectors (I 1 ∼ I 6 ) and three zero vectors (I 7 ∼ I 9 ). The current space vector diagram is illustrated in Fig. 2 , where the reference I ref can be synthesized by two nearest active vectors and one zero vector [14] , [15] . The dwell time for three vectors can be determined by (1), where T s denotes the sampling period, m a stands for the modulation index, and θ is the vector angle, −π/6 < θ < π/6. Thus,
The dc-link current ripple can be derived from Fig. 1 , as follows:
where V rd and V id are the dc-link voltage of the rectifier and the inverter, respectively. The dc voltages can be expressed as the switching functions of the rectifier and the inverter in where S 1 ∼ S 6 are switching functions of the rectifier, and S 1 ∼ S 6 are switching functions of the inverter.
From (2), it can be observed that the inductor current ripple Δi mainly depends on the voltage difference between the rectifier voltage V rd and the inverter voltage V id .
As for the rectifier voltage V rd in (3), it is dependent on the switching functions. The relationship between the switching functions and rectifier voltage V rd is listed in Table I . The inverter voltage V id can also be obtained in the same way and not duplicated here for simplicity.
It is a common practice to configure the switching frequency of the rectifier the same as that of the inverter in a back-to-back converter. In this case, there are many possible pulse patterns of current space vectors in a switching period. Note that threesegment switching sequences are used in this paper [15] . More segments, e.g., separated I 0 with two or more segments, would be beneficial to the dc-link current ripple reduction, but bring more switching commutations and losses, which is beyond the scope of this paper. Take sector I for example, it is assumed that the rectifier pulse pattern is fixed as 1-2-0 (120); more specifically, the pulse pattern of the rectifier is arranged as I r1 , I r2 , I r0 (120). Then, the inverter pulse patterns have six possible arrangements, as shown in Fig. 3 , where the dwell times for both the rectifier and the inverter can be expressed as follows:
On the other hand, if the inverter pulse pattern is fixed, then the rectifier pulse patterns also have six possible arrangements. In summary, there are 6 × 6 = 36 pulse patterns for the rectifier and the inverter in sector I. It should be noted that there are many possible pulse patterns if we consider the pulse patterns in different six sectors of both the rectifier and the inverter. For simplicity, the six possible pulse patterns in Fig. 3 are first discussed. As previously stated, the dc-link current ripple Δi For simplicity of analysis, it is assumed that the corresponding rectifier voltages of I r1 , I r2 , and I r0 are V r1 > V r2 > V r0 , whereas the corresponding inverter voltages of I i2 , I i1 , and I i0 are V i2 > V i1 > V i0 . In this case, take Fig. 3(a) for example, the pulse pattern, voltage difference, and current ripple are shown in Fig. 4 . From Fig. 4 , it can be observed that there are five segments in a switching period. Therefore, the dc-link inductor current is a piecewise function. a) During time interval 0 ∼ t 1 : The inductor current increases with a positive slope due to the positive voltage difference on the dc-link inductor. The inductor current is shown in (7) , where i 0 is the initial current, i.e.,
b) During time interval t 1 ∼ t 2 : 
(a) (L-M-S)-(S-L-M). (b) (L-M-S)-(M-L-S). (c) (L-M-S)-(M-S-L). (d) (L-M-S)-(L-S-M). (e) (L-M-S)-(L-M-S).
e) During time interval t 4 ∼ T s :
From (7)- (11) and Fig. 4 , it can be observed that the dc-link current increases during 0 ∼ t 3 and decreases during t 3 ∼ T s . Therefore, the current ripple can be calculated as
For a specified current space vector, the dwell times of T i0 , T r1 , and T i1 are constant, which are defined by (5) and (6) . Therefore, the current ripple in (12) mainly depends on the voltage difference between the rectifier and the inverter. It is clear that the pulse pattern arrangement in Fig. 4 leads to a large current ripple, due to high voltage difference at the start and the end of the switching period.
III. OPTIMIZED SVM PULSE PATTERN
To reduce the dc-link current ripple, the voltage difference should be controlled as small as possible. Fig. 5 illustrates the other five pulse pattern arrangements and corresponding dclink currents. The current vectors (I r1 , I r2 , I r0 , I i1 , I i2 , and I i0 ) of both the rectifier and the inverter are reclassified as Large (L), Middle (M), and Small (S) vectors according to the corresponding instantaneous voltage amplitude.
Take Fig. 5(a) for example, the current vectors of I r1 , I r2 , I r0 are reclassified as Large (L), Middle (M), and Small (S) vectors due to their corresponding rectifier voltage amplitude V r1 > V r2 > V r0 . Moreover, this pulse pattern is defined as the L-M-S type in this paper. On the other hand, the current vectors of I i0 , I i2 , I i1 are reclassified as Small (S), Large (L), and Middle (M) vectors due to their corresponding inverter voltage amplitude V i0 < V i1 < V i2 . Furthermore, this pulse pattern is defined as the S-L-M type.
As previously mentioned, the voltage difference should be limited as small as possible to reduce the dc-link current ripple. From the five pulse patterns and corresponding voltage differences in Fig. 5 , it can be observed that the best pulse pattern arrangement is (L-M-S)-(L-M-S), as shown in Fig. 5(e) . In this case, the dc-link current ripple is minimum due to the minimized voltage difference, compared with other pulse pattern arrangements.
Note that the proposed method does not cause any additional commutations at all. Take Fig. 5(e) ]). Therefore, the switching loss remains the same as that of the conventional method. Fig. 6 shows the flowchart of the proposed optimized pulse pattern for current ripple reduction in sector I. For other sectors, the pulse pattern arrangements are similar. In summary, the pulse patterns of the rectifier and the inverter should be coordinately arranged with the same type as (L-M-S)-(L-M-S), regardless of the same or different sectors. This way, the dclink current ripple can be greatly reduced due to the low voltage difference between rectifier and inverter voltages.
IV. EXPERIMENTAL RESULTS AND DISCUSSION
To verify the effectiveness of the proposed method, the experimental tests are carried out on a back-to-back current-source converter. The switching frequency of the backto-back converter is 10 kHz, and the rated dc-link current is 6 A. The system control is implemented on a digital signal processor (TMS320F28335) and a field-programmable gate array (EP4CE10E22C8). The experimental parameters are listed in Table II . Fig. 7(a) shows the rectifier/inverter voltage and corresponding dc-link current ripple with unoptimized pulse patterns. It can be observed that, during the time interval of a switching period (100 μs), the SVM pulse pattern of the rectifier is arranged as the L-M-S type, whereas the S-M-L type is arranged for the inverter. That is to say, the pulse patterns of the rectifier and the inverter are not coordinately configured, and consequently, the dc-link current ripple is large due to high voltage difference. Fig. 8 shows the experimental results of dc-link current ripple. It can be observed that the current ripple is very large with an unoptimized pulse pattern. The dc-link current ripple factor, which is defined as Δi rms /I rated , is about 0.285. The dominant switching frequency component is about 15.2 dB, and the current ripple root mean square (RMS) is 1.71 A.
On the other hand, the current ripple is significantly reduced with the optimized pulse pattern. The dc-link current ripple factor is 0.13. The dominant switching frequency ripple is about 8.9 dB, and the current ripple RMS is 0.78 A. In addition, the amplitude and total harmonic distortion of inverter output currents are 4.7 A, 2.1% and 4.9 A, 2.3%, which means that the proposed optimized pulse pattern does not affect the waveform quality of the inverter output current. This paper mainly focuses on the microgrid applications, where the voltages on both sides are generally controlled within a safe range for critical loads [1] . Additionally, in contrast to the voltage source converter, the modulation index is generally controlled high to reduce the converter loss for the currentsource converter [11] . This way, the proposed method is very effective because the voltage difference between the rectifier and inverter sides can be minimized. Other applications, where the voltage on one ac side is much lower than the other side (e.g., for the motor drive system, the motor operates at low speed), are out of the scope of this paper.
V. CONCLUSION
Back-to-back current-source converters are attractive for microgrid applications. One of the most important issues is how to reduce the dc-link current ripple. This paper has presented the effect of different SVM pulse patterns on the dc-link current ripple of the back-to-back current-source converter. Our findings indicate that the large current ripple will arise if the SVM pulse pattern is not well designed. On the other hand, the dc-link current ripple can be significantly reduced with the proposed optimized SVM gating pattern. Finally, the proposed method has been verified by experimental results on a back-toback current-source converter. 
